Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel pull-up and pull-down networks controlled asynchronously by threshold logic gate

Parallel pull-up and pull-down networks controlled asynchronously by threshold logic gate

US Patent 11652482 · Granted May 16, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Doped polar layers and semiconductor device incorporating same2025
Mounting plate assembly and system2025
Asynchronous carry-ripple adder with majority or minority gates2025
Asynchronous carry-ripple adder with majority or minority gates2025
Asynchronous carry-ripple adder with majority or minority gates2025
Asynchronous carry-ripple adder with majority or minority gates2025
Asynchronous carry-ripple adder with majority or minority gates2025
Asynchronous carry-ripple adder with majority or minority gates2025
Perovskite-based magnetoelectric spin-orbit logic devices2025
Integrating embedded memory with logic interconnects2025
Integrating embedded memory with logic interconnects2025
Method of forming capacitors through wafer bonding2025