Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device for performing target refresh operation and hidden refresh operation in response to normal refresh command and determining row hammer risk level

Semiconductor memory device for performing target refresh operation and hidden refresh operation in response to normal refresh command and determining row hammer risk level

US Patent 11651812 · Granted May 16, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and operating method of semiconductor device2025
Memory system2025
Semiconductor memory device performing target refresh and memory system includin2025
Memory device performing precharge operation, and operating method thereof2025
Memory device for performing smart refresh operation and method of reducing powe2025
Memory device and memory system for performing target refresh operation, and ope2025
Memory device including sense amplifying circuit2025
Memory device and operating method for target refresh operation based on number 2025
Semiconductor memory device and operating method thereof2025
Memory and operation method thereof2025
Memory including row circuit and operation method thereof2025
Memory system2025