Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses, systems, and methods for identifying multi-bit errors

Apparatuses, systems, and methods for identifying multi-bit errors

US Patent 11646751 · Granted May 9, 2023

Estimated economic value: $19,484,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for enhanced metadata support2025
Apparatuses and methods for enhanced metadata support2025
Metadata communication by a memory device2025
Metadata communication by a memory device2025
Signal timing for a memory device with a die having multiple pseudo channels per2025
Apparatuses, systems, and methods for managing metadata storage at a memory2025
Output timing for channel loopback of a memory device2025
Apparatuses and methods for single-pass access of ECC information, metadata info2025
Memory devices configured to provide external regulated voltages2025
Methods for performing multiple memory operations in response to a single comman2025
Apparatuses and methods for configurable ECC modes2025
Techniques for power management using loopback2025