Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating error checking data for error detection during modification of data in a memory sub-system

Generating error checking data for error detection during modification of data in a memory sub-system

US Patent 11645147 · Granted May 9, 2023

Estimated economic value: $19,484,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple targeted intranet and employee engagement experiences within a tenant2025
HTTP/3 and QUIC-based device and application characterization2025
Enabling stripe-based operations for error recovery at a memory sub-system2025
Intelligent internet of things integrated perception system and method thereof2025
Reducing bit error rate in memory devices2025
Dynamic partition command queues for a memory device2025
Tracking host-provided metadata in a memory sub-system2025
Tracking host-provided metadata in a memory sub-system2025
Memory device with fast write mode to mitigate power loss2025
Limiting hot-cold swap wear leveling2025
Cryptographic key management2024
Concurrent command limiter for a memory system2024