Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory apparatus and associated control method for reducing erase disturb of non-volatile memory

Memory apparatus and associated control method for reducing erase disturb of non-volatile memory

US Patent 11631464 · Granted Apr 18, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibration apparatus and calibration method of memory device with strong-arm co2025
Duty cycle correction method and duty cycle correction apparatus2025
Data serializer, latch data device using the same and controlling method thereof2025
Duty cycle correction method and duty cycle correction system2025
Managing data transfers in semiconductor devices by separating circuits for lowe2025
Managing signal transfers in semiconductor devices2024
PUF applications in memories2024
Testing bonding pads for chiplet systems2024
Data serializer, latch data device using the same and controlling method thereof2024
Bond pad layout including floating conductive sections2024
PUF applications in memories2023
Testing bonding pads for chiplet systems2023