Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for semiconductor defect-guided burn-in and system level tests

Systems and methods for semiconductor defect-guided burn-in and system level tests

US Patent 11624775 · Granted Apr 11, 2023

Estimated economic value: $172,077,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Imaging reflectometry for inline screening2025
Imaging reflectometry for inline screening2025
Imaging reflectometry for inline screening2025
Imaging reflectometry for inline screening2025
Imaging reflectometry for inline screening2025
System for automatic diagnostics and monitoring of semiconductor defect die scre2025
System for automatic diagnostics and monitoring of semiconductor defect die scre2025
System for automatic diagnostics and monitoring of semiconductor defect die scre2025
System for automatic diagnostics and monitoring of semiconductor defect die scre2025
System for automatic diagnostics and monitoring of semiconductor defect die scre2025
System and method to weight defects with co-located modeled faults2024
System and method to weight defects with co-located modeled faults2024