Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Merged command decoder for half-frequency circuits of a memory device

Merged command decoder for half-frequency circuits of a memory device

US Patent 11605408 · Granted Mar 14, 2023

Estimated economic value: $12,786,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for performing write operations2025
Apparatus operating in geardown mode2025
Apparatus operating in geardown mode2025
Apparatus including parallel pipelines and methods of manufacturing the same2025
Apparatus including parallel pipelines and methods of manufacturing the same2025
Memory device clock swapping2025
Memory device clock swapping2025
Synchronous input buffer control using a state machine2024
Synchronous input buffer control using a state machine2024
Low power clock injection during idle mode operations2024
Apparatus with directed refresh management mechanism2024
Ghost command suppression in a half-frequency memory device2023