Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Inter-die memory-bus transaction in a seamlessly integrated microcontroller chip

Inter-die memory-bus transaction in a seamlessly integrated microcontroller chip

US Patent 11599489 · Granted Mar 7, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-sensing PTAT for multiple-location temperature sensing2025
Seamlessly integrated microcontroller chip2025
Frequency-selective compensation in ranging receivers utilizing chirped waveform2025
Seamlessly integrated microcontroller chip2024
Seamlessly integrated microcontroller chip2024
Interface module with low-latency communication of electrical signals between po2024
Low latency, broadband power-domain offset-correction signal level circuit imple2023
Seamlessly integrated microcontroller chip2023
Multi-sensing PTAT for multiple-location temperature sensing2023
Dynamically configurable interconnect in a seamlessly integrated microcontroller2023
Security policy management in a seamlessly integrated microcontroller chip2023
Time-interleaved dynamic-element matching analog-to-digital converter2023