Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic adjustment of root clock frequency in logic system design during verification

Dynamic adjustment of root clock frequency in logic system design during verification

US Patent 11599139 · Granted Mar 7, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus of compiling verification system2024
Method of operating scanning thermal microscopy probe for quantitative mapping o2021
Thermally conductive polymers and methods for making2020
Peak wirelength aware compiler for FPGA and FPGA-based emulation2019
Method of making mesoporous carbon from natural wood and mesoporous carbon hollo2019
Surfactant-free synthesis of magnetic polypropylene nanocomposites2015
Programmable surface acoustic wave (SAW) filter2003