Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Period error correction in digital frequency locked loops

Period error correction in digital frequency locked loops

US Patent 11595049 · Granted Feb 28, 2023

Estimated economic value: $29,378,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Peak current limit management for high frequency buck converter2025
Period error correction in digital frequency locked loops2024
Peak current limit management for high frequency buck converter2024
Control circuit for on-time generation during output voltage scaling for buck co2023
Methods and circuitry to detect PFM mode entry in wide duty range DC converter2022
Methods and apparatus to improve power converter on-time generation2022
Current limiting technique for buck converters2022
Methods and apparatus to bypass sensed signals in power converters2022
DPLL restart without frequency overshoot2021
Digital on-time generation for buck converter2021
Methods and apparatus to digitally control pulse frequency modulation pulses in 2019