Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of incorporating leaker devices into capacitor configurations to reduce cell disturb, and capacitor configurations incorporating leaker devices

Methods of incorporating leaker devices into capacitor configurations to reduce cell disturb, and capacitor configurations incorporating leaker devices

US Patent 11587938 · Granted Feb 21, 2023

Estimated economic value: $8,544,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Doped titanium nitride materials for dram capacitors, and related semiconductor 2025
Transistors, array of transistors, and array of memory cells individually compri2025
Vertical transistor, integrated circuitry, method of forming a vertical transist2025
Memory device assembly with a leaker device2025
On-die formation of single-crystal semiconductor structures2025
Ferroelectric capacitor, ferroelectric field effect transistor, and method used 2025
Vertical transistors having at least 50% grain boundaries offset between top and2025
Array of capacitors, array of memory cells, methods of forming an array of capac2024
Array of capacitors, array of memory cells, methods of forming an array of capac2024
Transistor and methods of forming integrated circuitry2024
Integrated assemblies comprising hydrogen diffused within two or more different 2024
Devices comprising crystalline materials2024