Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing semiconductor structure and capable of controlling thicknesses of dielectric layers

Method for manufacturing semiconductor structure and capable of controlling thicknesses of dielectric layers

US Patent 11569252 · Granted Jan 31, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory with protective stress gate2019
Highly scalable single-poly non-volatile memory cell2017
Non-volatile memory2016
Nonvolatile memory structure2016
Erasable programmable single-ploy nonvolatile memory2015
Method of fabricating erasable programmable single-poly nonvolatile memory2015
Nonvolatile memory structure and fabrication method thereof2015
Logic-based multiple time programming memory cell compatible with generic CMOS p2015
Erasable programmable single-ploy nonvolatile memory2015
Programming inhibit method of nonvolatile memory apparatus for reducing leakage 2014
Erasable programmable single-ploy nonvolatile memory2014
Method of fabricating erasable programmable single-poly nonvolatile memory2014