Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electrical overlay measurement methods and structures for wafer-to-wafer bonding

Electrical overlay measurement methods and structures for wafer-to-wafer bonding

US Patent 11569139 · Granted Jan 31, 2023

Estimated economic value: $11,433,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device with multilevel drain-select electrodes and meth2025
High aspect ratio via fill process employing selective metal deposition and stru2025
Three-dimensional memory device with backside support pillar structures and meth2025
Systems and methods for non-destructive inspection of semiconductor devices usin2025
Memory testing flow set up with computational intelligence2025
Display apparatus, finder apparatus, and imaging apparatus2025
Three-dimensional memory device containing word line contacts which extend throu2025
Three-dimensional memory device containing word line contacts which extend throu2025
Three-dimensional memory device with backside support pillar structures and meth2025
Adaptive word line stress for leak detection in non-volatile memory2025
Semiconductor device having edge seal and method of making thereof without metal2025
Fast direct look ahead read mode in a memory device2025