Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floorplan of a design for an integrated circuit

Floorplan of a design for an integrated circuit

US Patent 11568633 · Granted Jan 31, 2023

Estimated economic value: $7,725,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and arrangement for saving cache power2021
Designing semiconductor circuit test elements2021
Method and arrangement for saving cache power2021
Method and arrangement for saving cache power2020
Placement and timing aware wire tagging2020
Enabling automatic staging for nets or net groups with VHDL attributes2020
Circuit for addition of multiple binary numbers2020
Method and arrangement for saving cache power2020
Method for operating a parking assistance apparatus of a motor vehicle with a co2019
Routing of nets of an integrated circuit2019
Routing of nets of an integrated circuit2019
Method for the remote control of a function of a motor vehicle using an electron2019