Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for efficient fault analysis through simulated faults in a digital twin

Method and device for efficient fault analysis through simulated faults in a digital twin

US Patent 11567489 · Granted Jan 31, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ring-closures in fault trees and normalized representation2025
Method for the automated creation of a skill interface, computer program product2025
Method for determining at least one indication of at least one change2024
Control method and device that resolves closed loops in automatic fault tree ana2023
Method and systems for providing synthetic labeled training datasets and applica2023
Apparatus and method for identifying differences between a real installation and2022
Apparatus and method for identifying differences between a real installation and2022
Apparatus and method for identifying differences between a real installation and2022
Apparatus and method for identifying differences between a real installation and2022
Apparatus and method for identifying differences between a real installation and2022
Device for coordinated controlling of an operating state of a production plant a2020
System and method for calculating a productivity of an industrial installation2020