Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error handling optimization in memory sub-system mapping

Error handling optimization in memory sub-system mapping

US Patent 11561855 · Granted Jan 24, 2023

Estimated economic value: $10,431,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Background memory scan block selection2025
Accelerated read translation path in memory sub-system2025
Single-level cell block storing data for migration to multiple multi-level cell 2024
Virtual management unit scheme for two-pass programming in a memory sub-system2024
Just-in-time (JIT) scheduler for memory subsystems2024
Background memory scan block selection2024
Journal scheme for two-pass programming memory devices2023
Direct cache hit and transfer in a memory sub-system that programs sequentially2023
Automotive network with centralized storage2023
Logical-to-physical mapping of data groups with data locality2023
Asynchronous power loss recovery for memory devices2022
Handling asynchronous power loss in a memory sub-system that programs sequential2022