Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and arrangement for ensuring valid data at a second stage of a digital register circuit

Method and arrangement for ensuring valid data at a second stage of a digital register circuit

US Patent 11558039 · Granted Jan 17, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method, arrangement, and computer program product for organizing the excitation 2024
Electromagnetic interference shielding and thermal management systems and method2024
Microelectronic circuit capable of selectively activating processing paths, and 2024
Applications of adaptive microelectronic circuits that are designed for testabil2024
Asynchronous FIFO for power-domain crossing2024
System with microelectronic circuit, and a method for controlling the operation 2024
Method and arrangement for protecting a digital circuit against time errors2024
Register circuit with detection of data events, and method for detecting data ev2024
Through board via heat sink2023
Coverage based microelectronic circuit, and method for providing a design of a m2023
Tri-state inverter, D latch and master-slave flip-flop comprising TFETs2018
SRAM memory bit cell comprising n-TFET and p-TFET2018