Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Array of memory cells, methods used in forming an array of memory cells, methods used in forming an array of vertical transistors, and methods used in forming an array of capacitors

Array of memory cells, methods used in forming an array of memory cells, methods used in forming an array of vertical transistors, and methods used in forming an array of capacitors

US Patent 11557593 · Granted Jan 17, 2023

Estimated economic value: $11,545,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated assemblies having shield lines between neighboring transistor active 2025
Array of memory cells, methods used in forming an array of memory cells, methods2025
Integrated transistors having gate material passing through a pillar of semicond2025
Memory device having a diagonally opposite gate pair per memory cell2024
Integrated transistors having gate material passing through a pillar of semicond2024
Array of memory cells2024
Array of vertical transistors, an array of memory cells comprising an array of v2023
Integrated assemblies having shield lines between neighboring transistor active 2023
Phase change memory device with voltage control elements2022
Array of vertical transistors, an array of memory cells comprising an array of v2022
Integrated transistors having gate material passing through a pillar of semicond2021
Self-aligned interconnection for integrated circuits2021