Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistors, memory arrays, and methods used in forming an array of memory cells individually comprising a transistor

Transistors, memory arrays, and methods used in forming an array of memory cells individually comprising a transistor

US Patent 11557591 · Granted Jan 17, 2023

Estimated economic value: $11,545,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory failure prediction and mitigation2025
Formation for memory cells2025
Formation for memory cells2025
Memory devices and methods of forming memory devices2025
Memory devices and methods of forming memory devices2025
Integrated assemblies and methods of forming integrated assemblies2025
Integrated assemblies and methods of forming integrated assemblies2025
Integrated assemblies having shield lines between neighboring transistor active 2025
Integrated assemblies and methods of forming integrated assemblies2025
Integrated assemblies and methods of forming integrated assemblies2025
Memory activation timing management2025
Differential storage in memory arrays2025