Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods to tolerate programming and retention errors of crossbar memory arrays

Methods to tolerate programming and retention errors of crossbar memory arrays

US Patent 11556616 · Granted Jan 17, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile cross-bar memory with on-chip processing circuitry2025
Non-volatile cross-bar memory with on-chip processing circuitry2025
Non-volatile cross-bar memory with on-chip processing circuitry2025
Non-volatile cross-bar memory with on-chip processing circuitry2025
Method and system for microarchitecture-aware program sampling2025
Memory prefetch based on machine learning2025
Hierarchical methods and systems for storing data2025
Loopback datapath for clock quality detection2025
Dropout in neutral networks using threshold switching selectors in non-volatile 2025
Multi-task segmented learning models2025
Intelligent computing resources allocation for feature network based on feature 2024
Initializing memory systems2024