Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deadtime optimization for GaN half-bridge and full-bridge switch topologies

Deadtime optimization for GaN half-bridge and full-bridge switch topologies

US Patent 11545889 · Granted Jan 3, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

PFC optimization architecture for ac input AC/DC switching mode power supplies2025
Fast pulse, high current laser drivers2024
Power modules for ultra-fast wide-bandgap power switching devices2023
Active gate voltage control circuit for burst mode and protection mode operation2023
Architecture for AC/DC SMPS with PFC and multimode LLC DC/DC converter2023
Hybrid power stage and gate driver circuit2023
Hybrid bulk capacitance circuit for AC input AC/DC switching mode power supplies2022
Hybrid bulk capacitance circuit for AC/DC charger2022
Power modules for ultra-fast wide-bandgap power switching devices2021
GaN transistor with integrated drain voltage sense for fast overcurrent and shor2021
Enhanced performance hybrid three-level inverter/rectifier2020
Current ripple sensing controller for a single-stage LED driver2019