Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Accelerating binary neural networks within latch structure of non-volatile memory devices

Accelerating binary neural networks within latch structure of non-volatile memory devices

US Patent 11544547 · Granted Jan 3, 2023

Estimated economic value: $5,973,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Supporting mixed read in non-volatile memory controller2025
Bypass buffer for worn out codewords2025
Data storage device and method for hiding tweak generation latency2025
Non-volatile cross-bar memory with on-chip processing circuitry2025
Non-volatile cross-bar memory with on-chip processing circuitry2025
Just-in-time re-partitioning of feature maps for efficient balancing of compute 2025
Mesh network-on-a-chip (NOC) with heterogeneous routers2025
Memory controller support for mixed read2025
Memory controller with common request buffer2025
Data receiver design in DDR memory interfaces2025
Memory prefetch based on machine learning2025
Current reference circuit with process, voltage, and wide-range temperature comp2025