Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Maintaining the correct time when counter values are transferred between clock domains

Maintaining the correct time when counter values are transferred between clock domains

US Patent 11526193 · Granted Dec 13, 2022

Estimated economic value: $19,919,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

FSYNC mismatch tracking2025
Data protocol over clock line2025
Secondary phase compensation assist for PLL IO delay aligning sync signal to sys2025
Secondary phase compensation assist for PLL IO delay2025
Extended wheelchair and an attachment device for the wheelchair2024
Maintaining a virtual time of day2024
Maintaining the correct time when counter values are transferred between clock d2024
Maintaining the correct time when counter values are transferred between clock d2024
Signal delay control using a recirculating delay loop and a phase interpolator2024
FSYNC mismatch tracking2024
Phase transport with frequency translation without a PLL2023
Secondary phase compensation assist for PLL IO delay2023