Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configuration of aggressor integrated circuit to prevent spur interference at victim integrated circuit

Configuration of aggressor integrated circuit to prevent spur interference at victim integrated circuit

US Patent 11522531 · Granted Dec 6, 2022

Estimated economic value: $256,671,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic configuration of spur cancellation2025
Dynamic configuration of spur cancellation2025
Dynamic configuration of spur cancellation2025
Dynamic configuration of spur cancellation2025
Time-of-flight depth sensing with improved linearity2025
Selective cellular interference mitigation for GNSS2025
Signaling of time for communication between integrated circuits using multi-drop2025
Configuration of aggressor integrated circuit to prevent spur interference at vi2025
Configuration of aggressor integrated circuit to prevent spur interference at vi2025
Configuration of aggressor integrated circuit to prevent spur interference at vi2025
Photodiode integrated with circuit2024
System for link management between multiple communication chips2024