Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input/output (I/O) memory management unit (IOMMU) multi-core interference mitigation

Input/output (I/O) memory management unit (IOMMU) multi-core interference mitigation

US Patent 11520705 · Granted Dec 6, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Profile-based monitoring for dual redundant systems2022
Hardware malware profiling and detection system2022
Product line avionics system multi-core analysis architecture2021
Product line avionics system multi-core analysis architecture2021
System for limiting shared resource access in multicore system-on-chip (SoC)2020
System for limiting shared resource access in multicore system-on-chip (SoC)2020
Multi-core optimized warm-start loading approach2019
Systems and methods for configurable avionics start sequencing2018
Optimal multi-core network architecture2018
Multi-core guest operating system loading approach2018
Prediction and management of multi-core computation deration2018
Multi-core cache coherency built-in test2017