Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device and method having a control circuit configured to acquire information on a state of a control target, causes the control target to execute a read and write operation based on the state

Memory device and method having a control circuit configured to acquire information on a state of a control target, causes the control target to execute a read and write operation based on the state

US Patent 11514970 · Granted Nov 29, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Exercise information output apparatus, exercise information output method, and p2025
Memory device2025
Semiconductor device2024
Semiconductor device2024
Memory device2024
Semiconductor memory device having transistors between bonding pads and word lin2024
Semiconductor memory device2023
Semiconductor memory device2023
Semiconductor memory device2023
Semiconductor memory device having ferroelectric field effect transistor2023
Semiconductor storage device capable of selectively erasing data2023
Memory device with a plurality of metal chalcogenide layers2023