{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory sub-system for decoding non-power-of-two addressable unit address boundaries", "item": "https://www.patentleaderboard.com/patent/11507504"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory sub-system for decoding non-power-of-two addressable unit address boundaries

Memory sub-system for decoding non-power-of-two addressable unit address boundaries

US Patent 11507504 · Granted Nov 22, 2022

Estimated economic value: $15,774,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Port arbitration2025
Port arbitration2025
Combining read requests having spatial locality2025
Row hammer mitigation using hierarchical detectors2025
Access tracking in memory2025
Memory having internal processors and data communication methods in memory2025
Write request buffer capable of responding to read requests2025
Aliased row hammer detector2025
Dynamically sized redundant write buffer with sector-based tracking2025
Data temperature associated with TLB flush request2025
Area-optimized row hammer mitigation2024
Non-deterministic memory protocol2024