Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Debugging dataflow computer architectures

Debugging dataflow computer architectures

US Patent 11507493 · Granted Nov 22, 2022

Estimated economic value: $15,774,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Identifying memory hotspots2025
Host-preferred memory operation2025
Queueing asynchronous events for acceptance by threads executing in a barrel pro2025
Edge interface placements to enable chiplet rotation into multi-chiplet cluster2025
Access request reordering across a multiple-channel interface for memory-based c2025
Access request reordering for memory-based communication queues2025
Row clear features for memory devices and associated methods and systems2025
Selective cache line memory encryption2025
Multiple channel memory system2025
Self-scheduling threads in a processor based on a threshold associated with pipe2025
Detecting infinite loops in a programmable atomic transaction2025
Dynamic decomposition and thread allocation2025