Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for using and forming low power ferroelectric based majority logic gate adder

Method for using and forming low power ferroelectric based majority logic gate adder

US Patent 11502691 · Granted Nov 15, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Quantum computing platform adaptation method and apparatus, and quantum computer2025
Doped polar layers and semiconductor device incorporating same2025
Doped polar layers and semiconductor device incorporating same2025
Asynchronous carry-ripple adder with majority or minority gates2025
Asynchronous carry-ripple adder with majority or minority gates2025
Asynchronous carry-ripple adder with majority or minority gates2025
Perovskite-based magnetoelectric spin-orbit logic devices2025
Perovskite-based magnetoelectric spin-orbit logic devices2025
Integrating embedded memory with logic interconnects2025
Integrating embedded memory with logic interconnects2025
Method of forming capacitors through wafer bonding2025
Method of forming capacitors through wafer bonding2025