Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systolic array-friendly data placement and control based on masked write

Systolic array-friendly data placement and control based on masked write

US Patent 11500680 · Granted Nov 15, 2022

Estimated economic value: $92,021,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Coordinated in-module RAS features for synchronous DDR compatible memory2025
Hybrid memory management systems and methods with in-storage processing and attr2025
Using NeRF models to facilitate operations of a UAV delivery service2025
Load balancing method for multi-thread forwarding and related apparatus2025
High bandwidth memory system2025
Semi-supervised hyperspectral data quantitative analysis method based on generat2025
Two-dimensional processing array with a vertically stacked memory tile array2025
Scaling out architecture for dram-based processing unit (DPU)2025
Graph acceleration solution with cloud FPGA2025
Graph acceleration solution with cloud FPGA2025
Multi-core processor debugging systems and methods2025
Coal rock interface directional detection device and method based on elastic wav2025