Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Prefetch strategy control for parallel execution of threads based on one or more characteristics of a stream of program instructions indicative that a data access instruction within a program is scheduled to be executed a plurality of times

Prefetch strategy control for parallel execution of threads based on one or more characteristics of a stream of program instructions indicative that a data access instruction within a program is scheduled to be executed a plurality of times

US Patent 11494188 · Granted Nov 8, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processing apparatus, method and computer program for a vector combining instruc2025
Semiconductor device for performing data reduction for processing arrays2025
Block matching between first data and second data2025
Processor, method and non-transitory computer-readable storage media for handlin2025
Register addressing information for data transfer instruction2025
Flexible, scalable graph-processing accelerator2025
Processing instructions selected from a first instruction set in a first process2025
Neural processing system2024
Error-tolerant memory system for machine learning systems2024
Multi-processor arrangement with point of serialization for broadcast communicat2024
Broadcast regions for multi-processor arrangement2024
Flexible, scalable graph-processing accelerator2024