Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Forming 3D transistors using 2D van per waals materials

Forming 3D transistors using 2D van per waals materials

US Patent 11489064 · Granted Nov 1, 2022

Estimated economic value: $7,908,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

2D-channel transistor structure with asymmetric substrate contacts2025
Control circuit, memory system and control method2025
Dielectric walls for complementary field effect transistors2025
Operating methods, memory controllers, and memory systems2025
Transistor with a negative capacitance and a method of creating the same2025
Device with gate-to-drain via and related methods2025
Semiconductor device and method for forming the same2025
Semiconductor device having thin bottom channel and manufacturing method thereof2025
Semiconductor device having a gate contact on a low-k liner2025
2D channel with self-aligned source/drain2025
Ferroelectric semiconductor device and method2025
Operating method, memory controller, and memory system2025