Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatuses to wafer-level test adjacent semiconductor die

Methods and apparatuses to wafer-level test adjacent semiconductor die

US Patent 11488879 · Granted Nov 1, 2022

Estimated economic value: $14,926,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses including temperature-based threshold voltage compensated sense ampl2024
Semiconductor device with selective command delay and associated methods and sys2024
Test input/output speed conversion and related apparatuses and methods2023
Column select swizzle2022
Semiconductor device with selective command delay and associated methods and sys2022
Semiconductor device with power-saving mode and associated methods and systems2022
Apparatuses including temperature-based threshold voltage compensated sense ampl2022
Column select swizzle2021
Apparatuses and methods for reducing access device sub-threshold leakage in semi2021
Apparatuses and methods to encode column plane compression data2021
Apparatuses including temperature-based threshold voltage compensated sense ampl2020
Methods and apparatuses for stacked device testing2016