Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for high-speed excess loop delay compensation in sigma-delta analog-to-digital converters

Techniques for high-speed excess loop delay compensation in sigma-delta analog-to-digital converters

US Patent 11463101 · Granted Oct 4, 2022

Estimated economic value: $13,766,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit with two digital-to-analog converters and method of operating such the c2025
Circuit with two digital-to-analog converters and method of operating such the c2025
Operating an analog-to-digital converter device2025
Operating an analog-to-digital converter device2025
Actuator device2025
Automobile body2025
Shuffler-free ADC error compensation2024
Shuffler-free ADC error compensation2024
Automobile body2024
System and method of reducing delta-sigma modulator error using force-and-correc2024
System and method of reducing delta-sigma modulator error using force-and-correc2024
Vehicle wheel2024