Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced error correction code for dual channel DDR dynamic random-access memory

Reduced error correction code for dual channel DDR dynamic random-access memory

US Patent 11437114 · Granted Sep 6, 2022

Estimated economic value: $175,956,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated chiplet-based central processing units with accelerators for system s2025
Integrated chiplet-based central processing units with accelerators2025
Systems and methods for disaggregated acceleration of artificial intelligence op2024
Systems and methods for disaggregated acceleration of artificial intelligence op2024
Systems having disaggregated components coupled by optical media2024
Systems and methods for pre-processing and post-processing coherent host-managed2023
Systems and methods for pre-processing and post-processing coherent host-managed2023
Systems and methods for profiling host-managed device memory2023
Systems and methods for profiling host-managed device memory2023
IC package with embedded fan-based cooling system2023
Memory and storage controller with integrated memory coherency interconnect2022
Memory and storage controller with integrated memory coherency interconnect2022