Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Estimating diagnostic coverage in IC design based on static COI analysis of gate-level netlist and RTL fault simulation

Estimating diagnostic coverage in IC design based on static COI analysis of gate-level netlist and RTL fault simulation

US Patent 11416662 · Granted Aug 16, 2022

Estimated economic value: $163,506,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Failure mode analysis for circuit design2023
Automatic gate-level FS analysis and FMEDA2020
Automatic gate-level FS analysis and FMEDA2020
Automatic gate-level FS analysis and FMEDA2020
Automatic design and verification of safety critical electronic systems2020
Automatic design and verification of safety critical electronic systems2020
Lithography aware leakage analysis2017
Lithography aware leakage analysis2013
Lithography aware timing analysis2013
Statistical on-chip variation timing analysis2012
Integrated solution for sensor interface for monitoring the environmental parame2011
Timing analysis using statistical on-chip variation2011