Home› DRAM semiconductor device having reduced parasitic capacitance between capacitor contacts and bit line structures and method for manufacturing the same
DRAM semiconductor device having reduced parasitic capacitance between capacitor contacts and bit line structures and method for manufacturing the same