Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing a read setup in 3D NAND flash memory to reduce voltage threshold deviation over time

Implementing a read setup in 3D NAND flash memory to reduce voltage threshold deviation over time

US Patent 11385839 · Granted Jul 12, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Natural language translation model training and deployment2025
Information handling system2025
Memory system having planes with multibit status2025
Memory device and management method thereof2025
Implementing a read setup burst command in 3D NAND flash memory to reduce voltag2023
Implementing a read setup burst command in 3D NAND flash memory to reduce voltag2023
Implementing a read setup burst command in 3D NAND flash memory to reduce voltag2023
Memory supporting multiple types of operations2023
Memory with multi-mode ECC engine2023
Memory with multi-mode ECC engine2023
Memory with multi-mode ECC engine2023
Method for sensing temperature in memory die, memory die and memory with tempera2023