{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Mapping bit positions using predicted error values", "item": "https://www.patentleaderboard.com/patent/11374704"}]}

Home › Mapping bit positions using predicted error values

Mapping bit positions using predicted error values

US Patent 11374704 · Granted Jun 28, 2022

Estimated economic value: $62,593,000 ⓘ

Assignee

Cisco

Inventors

Huaiyi Wang (9 patents)
Brian D. Hart (180 patents)
Matthew A. Silverman (164 patents)
Zhigang Gao (18 patents)

View full patent text on Google Patents →