Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low delay, low power and high linearity class-D modulation loop

Low delay, low power and high linearity class-D modulation loop

US Patent 11368132 · Granted Jun 21, 2022

Estimated economic value: $24,770,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method, system and storage medium of resilient human-on-the-loop range-only coop2025
System, method, and storage medium for distributed joint manifold learning based2025
Method, device and system of multi-carrier constant envelope GNSS waveforms comp2025
Method for delineating ore body of deep-sea polymetallic nodules based on covera2025
Systems and methods to detect GPS spoofing attacks2025
System, method, and storage medium for design and use reference emitters to enha2025
Method and system for low-probability-of-intercept radar signal waveform recogni2025
Method, device, and storage medium for deep learning based domain adaptation wit2025
Method, system and storage medium of proportional-integral-derivative based auto2025
System and method for topic extraction and opinion mining2024
Method, device, and storage medium for hybrid automatic gain control in communic2024
Methods and systems for time synchronization among unmanned aerial systems2024