Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Direct cache hit and transfer in a memory sub-system that programs sequentially

Direct cache hit and transfer in a memory sub-system that programs sequentially

US Patent 11347648 · Granted May 31, 2022

Estimated economic value: $17,698,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Background memory scan block selection2025
Accelerated read translation path in memory sub-system2025
Generating command snapshots in memory devices2024
Single-level cell block storing data for migration to multiple multi-level cell 2024
Virtual management unit scheme for two-pass programming in a memory sub-system2024
Just-in-time (JIT) scheduler for memory subsystems2024
Just-in-time (JIT) scheduler for memory subsystems2024
Background memory scan block selection2024
Management of erase suspend and resume operations in memory devices2024
Predictive data pre-fetching in a data storage device2023
Generating command snapshots in memory devices2023
Journal scheme for two-pass programming memory devices2023