Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SDIO chip-to-chip interconnect protocol extension for slow devices and power savings

SDIO chip-to-chip interconnect protocol extension for slow devices and power savings

US Patent 11334402 · Granted May 17, 2022

Estimated economic value: $28,775,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Boot time determination of calibration parameters for a component coupled to a s2021
Partitioning flash and enabling flexible boot with image upgrade capabilities2021
Multicore framework for use in pre-boot environment of a system-on-chip2020
Multithread framework for use in pre-boot environment of a system-on-chip2020
Collated multi-image check in system-on-chips2020
Boot time determination of calibration parameters for a component coupled to a s2020
Selectable boot CPU2020
Selectable boot CPU2020
Secure stack overflow protection via a hardware write-once register2020
Secure stack overflow protection via a hardware write-once register2020
Patch infrastructure for ROM firmware2019
System and method for power mode selection in a computing device2018