Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay cell for quadrature clock generation with insensitivity to PVT variation and equal rising/falling edges

Delay cell for quadrature clock generation with insensitivity to PVT variation and equal rising/falling edges

US Patent 11329639 · Granted May 10, 2022

Estimated economic value: $16,114,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid clocking scheme for SERDES physical layer circuits2025
Hybrid clocking scheme for SERDES physical layer circuits2025
Power supply calibration for voltage controlled oscillators2025
Early lock detection for phase locked loops2025
Unmanned aerial vehicle (UAV)-assisted hanging ring robot for live installation 2025
High-speed sampler2024
High-speed sampler2024
Analog receiver front-end with variable gain amplifier embedded in an equalizer 2024
Fractional phase locked loop (PLL) with digital control driven by clock with hig2023
High-speed sampler2023
High-speed sampler2023
Current balancing, current sensor, and phase balancing apparatus and method for 2021