Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS sensor architecture for temporal dithered sampling

CMOS sensor architecture for temporal dithered sampling

US Patent 11323643 · Granted May 3, 2022

Estimated economic value: $2,886,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for the preparation of ethylene glycol2025
Supporting multi-view video operations with disocclusion atlas2025
Representing volumetric video in saliency video streams2025
Adaptive image data linearization for HDR image sensors2024
High-dynamic-range image generation with pre-combination denoising2024
High-dynamic-range image generation with pre-combination denoising2024
HDR image generation from single-shot HDR color image sensors2024
Video encoder and encoding method2024
Method and apparatus for quantitatively analyzing a gaseous process stream2023
Process for preparing ethylene carbonate and ethylene glycol2022
Rapid estimation of effective illuminance patterns for projected light fields2022
Apparatus and methods for encoding, decoding and representing high dynamic range2022