Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Minimizing artifacts resulting from clock switching of sampled data converters

Minimizing artifacts resulting from clock switching of sampled data converters

US Patent 11316523 · Granted Apr 26, 2022

Estimated economic value: $7,292,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and methods for detecting a microphone condition2025
Access management for applications using attribute based access control2025
Non-volatile memory elements with one-time or multiple-time programmability2025
Advanced technique for screening enhanced oil recovery and improved oil recovery2025
Circuitry for providing an output voltage2025
Remote diagnostics of power cables supplying radio units in a radio site2025
IoT-enabled digital payments2024
Current control circuitry2023
Optimization technique for CO2-EOR miscibility management in an oil reservoir2023
Class D amplifier circuitry2023
Fast offset calibration for sensor and analog front end2023
Hall sensor-based data acquisition system2023