Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple busses interleaved in a systolic array

Multiple busses interleaved in a systolic array

US Patent 11308026 · Granted Apr 19, 2022

Estimated economic value: $209,456,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systolic array with input reduction to multiple reduced inputs2025
Systolic array with input reduction to multiple reduced inputs2025
Significand shifting in floating point processing operations2025
Physically aware design of interconnect fabric2025
Data-type-aware clock-gating2025
On-circuit activity monitoring for modifying integrated circuit processing2025
On-circuit utilization monitoring for a systolic array2025
Multiple accumulate busses in a systolic array2024
Multiple accumulate busses in a systolic array2024
Increasing performance of computational array accelerators2024
Extending virtual routing and forwarding2024
Extending virtual routing and forwarding2024