Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient pipelined architecture for superconducting single flux quantum logic circuits utilizing dual clocks

Efficient pipelined architecture for superconducting single flux quantum logic circuits utilizing dual clocks

US Patent 11303281 · Granted Apr 12, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Superconducting magnetic field programmable gate array2020
Dynamic backlight scaling for power minimization in a backlit TFT-LCD2012
Sizing and placement of charge recycling (CR) transistors in multithreshold comp2010
Power mode transition in multi-threshold complementary metal oxide semiconductor2009
Setting threshold voltages of cells in a memory block to reduce leakage in the m2009
PG-gated data retention technique for reducing leakage in memory cells2008
Recycling charge to reduce energy consumption during mode transition in multithr2008
System and method for identifying optimal encoding for a given trace2007
Reducing transitions on address buses using instruction-set-aware system and met2005
System and method for reducing transitions on address buses2004
Reduction of bus switching activity using an encoder and decoder2004