Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Channel hole and bitline architecture and method to improve page or block size and performance of 3D NAND

Channel hole and bitline architecture and method to improve page or block size and performance of 3D NAND

US Patent 11296107 · Granted Apr 5, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for positioning suspected article2025
Bonded semiconductor devices having processor and dynamic random-access memory a2025
Bonded semiconductor devices having processor and static random-access memory an2025
Phone stand2025
Memory device and operating method thereof2025
Combined mobile phone stand with speaker2025
Methods for forming semiconductor devices bonded by interposer structure2024
Magnetic phone holder2024
Method for tilting characterization by microscopy2024
Dynamic port handling for isolated modules and dynamic function exchange2024
Bonded semiconductor devices having processor and dynamic random-access memory a2024
Bonded semiconductor devices having programmable logic device and dynamic random2024