{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Dual sense bin balancing in NAND flash", "item": "https://www.patentleaderboard.com/patent/11295819"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual sense bin balancing in NAND flash

Dual sense bin balancing in NAND flash

US Patent 11295819 · Granted Apr 5, 2022

Estimated economic value: $6,555,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimized decoding scheduling in a joint LDPC and RAID decoding scheme2025
Data storage device and method for using multiple models for predicting a read t2025
Preprocessing for correcting insertions and deletions in DNA data storage2025
Preprocessing for correcting insertions and deletions in DNA data storage2025
Data storage device and method for inferring a read threshold using a time tag d2025
Data storage device with joint error correction code engines2025
ML assisted dynamic decoding gear selection2025
ML assisted dynamic decoding gear selection2025
Channel circuit with asynchronous sampling from an oversampled analog-to-digital2025
Data storage device and method for predicting future read thresholds2025
Nested error correction codes for DNA data storage2025
Nested error correction codes for DNA data storage2025