Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor with reduced gate resistance and improved process margin of forming self-aligned contact

Transistor with reduced gate resistance and improved process margin of forming self-aligned contact

US Patent 11264278 · Granted Mar 1, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for preparing semiconductor device structure including bevel etching proc2025
Antenna module2025
Semiconductor device structure with composite bottle-shaped through silicon via2024
Bevel etching method2024
Semiconductor device structure with composite bottle-shaped through silicon via 2024
Contact structure and method for preparing the same2024
Semiconductor device with embedded storage structure and method for fabricating 2023
Semiconductor device with embedded storage structure and method for fabricating 2023
Method for forming semiconductor device with air gap between two conductive feat2022
Acquisition and tracking apparatus for free space optical communications2019
Gene engineering yeast having saccharification function, method of preparing sam2019
Fast clock and data recovery for free-space optical communications2018